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A Review of New Time-to-Digital
Conversion Techniques
Scott Tancock , Ekin Arabul, and Naim Dahnoun
Abstract— Time-to-digital converters (TDCs) are vital compo-
nents in time and distance measurement and frequency-locking
applications. There are many architectures for implementing
TDCs, from simple counter TDCs to hybrid multi-level TDCs,
which use many techniques in tandem. This article completes
the review literature of TDCs by describing new architectures
along with their benefits and tradeoffs, as well as the terminology
and performance metrics that must be considered when choosing
a TDC. It describes their implementation from the gate level
upward and how it is affected by the fabric of the device
[field-programmable gate array (FPGA) or application-specific
integrated circuit (ASIC)] and suggests suitable use cases for
the various techniques. Based on the results achieved in the
current literature, we make recommendations on the appropriate
architecture for a given task based on the number of channels
and precision required, as well as the target fabric.
Index Terms— Application-specific integrated circuits (ASIC),
field-programmable gate arrays (FPGAs), measurement tech-
niques, review, time measurement, time-to-digital conversion.
I. INTRODUCTION
T IME-TO-DIGITAL converters (TDCs) play a vital rolein almost all computational systems in existence. From
their appearance in phase-locked loops (PLLs), where they
measure the difference between the loop and the reference
clock to avoid clock drift, to time-of-flight (ToF) applications
where the time between an emission and reception is measured
to discover the information about an object from which the
signal was reflected or the environment through which the
signal passed. In addition, there are also quantum versions of
these applications, where the signal is a single quantum, and
the PLL or ToF measurement must perform well despite some
quanta being lost in-flight. They also make an appearance in
medical imaging, as some systems such as positron emission
tomography (PET) and fluorescence lifetime imaging (FLIM)
use the ToF or absorption time of tissues or substances to form
an internal image of a complex structure such as a human body.
TDCs can be also utilized as time taggers in time-correlation
systems such as coincidence counters. These systems play
an essential role in quantum physics experiments for gating
the events of interest from the background noise and measur-
ing the gamma-ray correlation in PET systems. Coincidence
counters are correlator tools which are tailored to measure
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the occurrences of simultaneous signal events over multiple
channels. This is done by checking whether the events are
happening within the same time window called the coinci-
dence window. In a PET scanner setup, a positron-emitting
radiotracer substance is introduced into the subject’s body
and the subject is surrounded by detectors which observe the
gamma rays. While the positron-emitting substance decays
inside the patient’s body, the positrons meet with electrons and
this results in the annihilation of both the positron and electron.
An annihilation of a positron and electron pair generates two
gamma rays that travel in opposite directions toward two-
photon detectors placed in the surroundings. Counting the
coincidences caused by the two gamma rays emitted allows
analysing the radiotracer’s distribution in the body, which is
then used for image formation. TDCs can be utilized to digitize
gamma-ray pairs’ ToFs in such a setup. An example of such
a scheme can be found in [1].
Another area where TDCs are commonly used is spectrom-
etry. Spectrometry can be defined as distinguishing mixed
substances based on an interaction between light and their
matter. Common spectrometry examples where TDCs can be
used are ToF mass spectrometry (TOFMS) and fluorescence
spectrometry. In TOFMS, the ToFs of ions are used to measure
the ions’ mass to charge ratio. This process starts with ionizing
the atoms and molecules to be measured causing the required
number of electrons to be knocked off to form a positive ion.
Then, the ions are accelerated to the same kinetic energy and
projected for a known distance. Since heavier and lighter ions
have different velocities due to their different masses, their
ToF will vary and this reveals information about their charge
to mass ratio [2]. ToF tomography is an example of mass
spectrometry (MS). Fluorescence spectroscopy, which is com-
monly used in chemistry, biomedicine and medicine to analyze
the organic compounds [3], is used to determine the fluores-
cence content of the substance by measuring the decay time
after the substance has been excited by a light beam. TDCs
are employed as a part of the time-correlated single-photon
counting (TCSPC) tools used to measure the decay time [4].
Range finding ToF systems such as light detection and
rangings (LiDARs) are another common application of TDCs.
In a typical LiDAR, a start signal corresponds to the time
when the laser transmitter starts to illuminate the target with
photons and the detection of reflected photons from the target
by the receiver is denoted as the stop signal. The photons’
ToF can be used to measure the distance. The differences
between these values are used to determine the photons’ ToF
between transmission and detection. A TDC is employed to
quantize and digitize the events of start and stop signals in
such applications.
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As the time resolution of single-photon detectors is in
the order of 100 ps [5], the desired resolution and preci-
sion of a TDC is approximately 10 ps. On the other hand,
readily available avalanche photodiodes (APDs) can easily
reach < 10-ps rise time error [6], so a TDC resolution and
precision of <1 ps is desirable to obtain the highest accu-
racies. The differential nonlinearity (DNL) must also be low
enough to avoid significant mismeasurements if the largest
code is hit by coincidence. For PET detectors, the full-width
at half-maximum (FWHM) is in the order of 10 ns [7],
so a detector resolution of 1 ns, achievable with a counter,
is acceptable.
Many TDC products are available commercially for differ-
ent purposes. An example of a low-cost two-channel LiDAR
TDC is the Texas Instruments TDC7201 chip which provides
55-ps resolution [8]. For applications such as coincidence
correlation, a TDC such as Swabian Instrument’s Time Tagger,
which provides 18 channels with 10-ps second resolution, can
be used [9]. PicoQuant’s Picoharp and Hydraharp series, which
can provide down to 1-ps resolution in up to eight channels
of operation, are popular TDC products in TCSPC [10]. In
addition, IdQuantique’s ID900 Time Controller is another
example of a commercial time tagging box which provides
20-ps resolution with up to 64-channel operation [11].
Previously, Porat [12] wrote the first review on
sub-nanosecond time interval measurements, examining
time-to-amplitude converter (TAC), counter, and Vernier
TDCs. Then, Kalisz [13] wrote a review on time interval
measurement methods, which analyzed the architecture of
TAC, dual-slope time amplifier, counter, delay line, Vernier
and voltage-controlled oscillator (VCO) TDCs. Zielinski [14]
wrote a review of time interval measurement techniques,
which covered counter, multi-phase clock, delay line, and
Vernier TDCs implemented on field-programmable gate
arrays (FPGAs).
Napolitano et al. [15] wrote a “survey” on time interval
measurement techniques, which discussed counter, dual-slope
time amplifier, TAC, Vernier, delay line, and stochastic TDCs,
while Henzler [16] wrote a book describing all the afore-
mentioned as well as local passive interpolation (LPI), gated
ring oscillator (GRO), pulse shrinking and metastable time
amplifier TDCs in detail, with a particular focus on their
application-specific integrated circuit (ASIC) implementation
and proof of concept. Then, Wang et al. [17] also performed
a review focused on the CMOS implementations of the delay
line, pulse-shrinking, Vernier, GRO, metastable time amplifier,
and stochastic TDCs. Most recently, Chaberski et al. [18]
published a comparison covering two forms of delay line TDC
(delayed start and delayed stop) and a Vernier TDC. They also
mention the use of multiple delay lines in an equivalent coding
line (ECL) topology.
This article aims to complete the current review literature
by describing the methods that have not yet been mentioned,
along with their benefits and drawbacks, to aid the designer in
choosing an appropriate TDC to satisfy their design require-
ments. It will look at TDCs implemented both on FPGAs)
and ASICs, which differ vastly in terms of the resources and
flexibility available, both in production and in the field and
hence benefit more or less from various techniques.
The rest of this article will be structured as follows. The
article will start with Section II where calibration and lin-
earization techniques for TDCs will be described. We will then
explore new TDC architectures in Section III. Section III-A
will be an introduction to the section. Section III-B will
describe successive approximation TDCs. Section III-C will
describe algorithmic TDCs. Section III-D will describe wave
union launchers. Section III-E will describe SERDES TDCs.
Section III-F will describe DSP delay lines. Section IV will
then compare the results achieved from the various designs in
the literature while considering the difference in technology
platforms. This will lead on to Section V, where the various
advantages and disadvantages of the architectures will be
compared, with Section VI concluding with recommendations
on which architectures provide the best tradeoffs.
II. CALIBRATION AND LINEARIZATION TECHNIQUES
In an ideal fine TDC, each delay element that is used for
time quantization should have an equal bin width. However,
due to the internal routing of the TDC and temperature
and power fluctuations, the TDC suffers from non-constant
and inconsistent bin widths. DNL and integral nonlinearity
(INL) are expressions used to define the measurement errors
affecting the TDCs’ linearity. To overcome these converter
errors, various calibration (II-A and II-B) and linearization
(II-C and II-D) methods are utilized.
A. Statistical Code Density Testing Method
The statistical code density testing method is one of the
common methods used for TDC calibration and is described
in [19] and [20].
The measurement of each bin width determines the like-
lihood of each bin which gets hit within the delay line,
so the probability density function (PDF) can be applied to
characterize the bin width in comparison to the other bins.
The width of the i th bin can be seen in (1), where τi is the
width of the i th bin, Tclk is the clock period, Ni is the number
of hits in the i th bin and Ntotal is the total number of counts.
The transfer function of the delay line can then be formed
by determining the cumulative distribution function (CDF) of
the calculated bin widths [see (2)]. The transfer function is
used as a lookup table (LUT) to correct the code generated
by the converter.
To be able to statistically analyze the bin width distribution
of the delay line, there needs to be a sufficient number
of random triggers to provide a high confidence level. As
was described in [21], the required number of hits can be
formulated as in (3), where B is the number of bits needed
to represent the code, zα/2 is the area under the normal
distribution, and β is the tolerance level.
For instance, if the tolerance level required is 10%
(β = 0.10), the confidence level is 97% (α = (1 − 0.97) =
0.03) and there are 10 bits of resolution, then 481 760 his-
togram hits are required
τi = Tclk × NiNtotal (1)
H (n) = τn
2
+
n−1∑
i=1
τi (2)
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Fig. 1. Illustration of the sliding-scale method.
M =
(
zα/2
β
)2
× (2B − 1). (3)
B. Direct Calibration
Alternatively, a TDC can also be calibrated directly using
an adjustable delay. With this method, the width of each bin
can be characterized manually by adjusting the delay on the
input.
The direct calibration process starts by setting the input
delay to a value which will result in the generation of the
least significant bit (LSB) code of the converter. The input
delay is gradually increased and by observing the change in
each digit of the code, each bin’s width in the delay line can
be characterized. It should be noted that this method is only
usable if the delay generator allows the user to adjust delays
smaller than the time value represented by the LSB of the
code. This method can be very exhaustive, especially for large
carry chains. Thus, it cannot be considered an ideal calibration
method for a typical picosecond resolution TDC. The variable
clock generation methods described in [20] and [22] are an
example of direct calibration.
C. Double Registration
An alternative approach to compensate for the effects of
the nonlinearity is the double-registration approach, which is
a multi-hit technique used for reducing the DNL error affecting
the bins [23] by averaging after registering the codes for the
same input trigger twice. In this method, the length of the delay
line is chosen to be longer than the clock period. Thus, a logic
transition for the trigger can be recorded twice, once on each
of the two consecutive clock edges. The average of these codes
is utilized as the final fine code which has improved linearity.
If the registered logic transitions for the input are K1, K2 and
the clock period is Tclk, the LSB bin width for the bin can
be formulated as Tclk/(K1 − K2). This method provides fast
runtime but does not provide bin-by-bin calibration.
D. Sliding-Scale Technique
Another TDC linearization method used is called the
sliding-scale technique. The sliding-scale technique is a simple
method to average the bin width through the delay line to
improve the linearity. In order to find the average bin widths,
signals that are asynchronous to the reference signal are used
as stop signals to generate codes [24].
This method aims to generate codes for the same asynchro-
nous pulse in different regions of the delay line and then the
average of the generated codes is taken in order to find the
average bin widths to improve the linearity.
A few random delay periods are added to the pulses,
and different codes are generated for the same signal. Once
different codes are generated, the delays added to the signals
are subtracted from the codes. Thus, the same signal is
represented by multiple different codes. It should be noted that
the time difference between the start and stop signals is kept
unchanged and separate delay lines are employed for the start
and stop signals. After the added delays are subtracted from
the code, the same pulse becomes represented by different
codes. Finally, the codes are averaged and an average bin width
value is calculated. The diagram for this implementation can
be seen in Fig. 1.
The main advantage of this method is an improvement in
linearity without measuring each bin width inside the delay
line, which is significantly faster in terms of the runtime. How-
ever, the implementation requires two signal interpolations,
start and stop, and it will introduce a large quantization error.
Even though this method improves the linearity, it does not
achieve perfect linearity since every bin is not characterized
and the linearity depends on a randomly chosen bin range and
randomly delayed signals. With this method, 0.04-LSB DNL
was achieved at 17-ps rms precision in [24].
Depending on the implementation of the differing delays,
architectural changes may or may not be required. If the start
signal is synchronous to the TDC system clock, then the
start time is known precisely and time-scrambling circuitry is
required on the stop signal. If the start signal is asynchronous
to the TDC system clock, then merely measuring multiple
times will introduce the required random delay. If the start
signal is of a higher frequency than the system clock or the
scrambler logic can produce two pulses less than a clock
period apart, additional decoder circuitry is required to read
multiple starts/stops from the delay lines. Markovic et al. [24]
ops for an asynchronous start signal (explicitly stated) slower
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Fig. 2. Venn diagram of some of the classifications of TDCs.
than the system clock (implied by the use of a looped Vernier
delay line) and so does not need extra circuitry.
III. TDC ARCHITECTURES
A. Introduction
In this section, we review new TDC architectures that have
not appeared in previous literature reviews. For completeness,
a Venn diagram showing the TDC architectures described in
this article and other review literature, classified by three
categories (synchronous, asynchronous, and differential), is
shown in Fig. 2. For the architectures not mentioned in
this article, the reader is advised to read previous review
literature [16].
As a brief overview, the asynchronous methods use asyn-
chronous logic to generate small delays based on the width of
a logic element, whereas the synchronous methods operate
relative to an oscillator (clock). The differential methods
take the difference between two measurements to produce a
finer measurement. Some examples would be the delay line,
which sequences the smallest delay elements and counts the
number that transition asynchronously, the multi-phase clock,
which takes multiple different phases of an oscillator and
compares them all to sub-divide the oscillator, and the Vernier
method, which uses the difference between two logic elements
(asynchronous) or two oscillators (synchronous) to obtain finer
time resolution.
B. Successive Approximation TDC
Successive Approximation TDCs (SA-TDCs), named due to
their derivation from SA analog-to-digital converters (ADCs),
operate by delaying the start and stop signals using a variable
delay line and comparing the signal that exits first, then routing
the signal to propagate through a shorter delay line.
Simple linear SA TDCs are relatively straightforward to
implement, as each stage of the approximation is a fixed
delay line with the propagation delay being half that of the
previous stage. However, they subsequently suffer in terms
of large area utilization and poor matching over the course
of the TDC due to local process variations. The delay can
be stabilized by applying bias voltages derived from a delay-
locked loop (DLL) that divides the previous stage’s time by
two, but this adds extra complexity, and therefore cost, to the
circuit.
Therefore, cyclic SA-TDCs (CSA-TDCs) have been pro-
posed where the signal is routed repeatedly through the same
delay element—a digital-to-time converter (DTC), which has
its delay repeatedly halved as the start and stop signals
converge. As the same delay elements are being used each
time, the effect of local process variation is much smaller, and
for the same range and precision, only half the delay elements
are needed, according to (4)–(6). This means that the full-scale
range of the CSA TDC (without the addition of another level
of TDC) is twice the length of the largest generatable delay
(∑∞i=0(1/2i) = 2)
N = T
Tmin
(4)
AS A = Amin
(
N
2
+ N
4
+ · · · + N
N
+ N
N
)
+ B (2Amux + Aarb)
= Amin
(
N
N = 2B +
B∑
i=1
(
N
2i
))
+ B(2Amux + Aarb)
= N ∗ Amin + B(2Amux + Aarb) (5)
AC S A = ADTC + Aarb + Asel
=
(
N ∗ Amin
2
+ (B − 1)Amux
)
+ Aarb + (2Amux + 2AOR). (6)
In particular, (4) describes the number of elements N in the
DTC as a function of the full-scale range T and the minimum
time-resolution Tmin. For simplicity, only a homogeneous
DTC (only one type of delay element) is considered in these
equations. Equation (5) describes the area of a linear SA-TDC
in terms of the area of a minimum-sized delay element Amin,
N as defined in (4), the number of bits of resolution B , the
area of a multiplexer Amux, and the area of an arbitrator (flip–
flop, set-reset (SR) latch, current-sense amplifier, etc.) Aarb. It
can be seen that the result includes roughly the same number
of elements as a simple delay-line TDC, so the linear SA-TDC
only benefits when nonhomogeneous elements are used (e.g.,
by adjusting load through capacitors).
Equation (6) shows the area of a CSA-TDC in terms of
the area of a DTC ADTC, the area of an arbitrator Aarb and
the area of a selector Asel. The DTC only needs to cover
half the full-scale range T of the TDC so only needs half the
delay elements (N/2), and then must use B − 1 multiplexers
to enable or disable sections of the DTC. The selector can be
composed of two multiplexers and two OR gates.
Fig. 3 shows the operation of a CSA TDC. The “Arbiter and
Selector” block shown in Fig. 3(a) chooses to forward either A’
and B or A’ and B’ to its outputs depending on whether A’ or
B arrives first. If A’ arrives before B, this implies that the delay
between A and B is longer than the period of DTCa (DTC “a”),
therefore it forward A’ and B to reduce this delay and then
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Fig. 3. (a) Block diagram and (b) waveform of a CSA TDC.
halves the delay for the next cycle. If B arrives before A’, then
the delay between A and B does not exceed DTCa , therefore it
forward A’ and B’, which have the same delay difference as A
and B, so that the delay is maintained for the next round where
the delay is once again halved. If A’ arrives before B, a “1”
is output on Tb when B arrives, otherwise a “0” is output on
Tb when B arrives. The A signal can be used to allow double-
ended operation (stop before start) or to clear the state of the
arbiter for the next round. The TDC here outputs the code
“1011001,” which is a fractional number with an MSB of 1,
resulting in 1 + 0.25 + 0.125 + 0.015625 = 1.390625, which
is the closest number below 1.4.
It can be seen that the hierarchical TDC [25] bears a
remarkable resemblance to the SA TDC, and in fact can be
considered a less efficient form of the SA TDC, as the next
stage is triggered twice, whereas the SA TDC only triggers
the next stage once. Also, as the hierarchical TDC does not
choose between the delayed and nondelayed versions of the
signals, some conditional bit flipping is needed on the outputs
which are not needed in the SA TDC.
The asynchronous pipelined TDC demonstrated in [26] is
also a form of SA-TDC. However, since the aim is to quantify
pulse time (rising edge to falling edge), the residue is formed
by finding the dead time or overlap between the signal and the
delayed version of the same signal. If the signal overlaps its
delayed version, then the period of the signal is longer than
the delay; otherwise, it is shorter. The residue is the quantity
by which it overlaps or misses the delayed version, and is
then quantized by an exponentially shorter delay. Akgun [26]
achieved a resolution of 200 ps due to the dead zone of the
residue generator, which was shown to be 189.7 ps.
Similar to LPI TDCs (see [16]), SA TDCs are relatively
new in the current literature, with more than half of the articles
published by Mantyniemi et al. [27]–[29]. These articles show
a TDC operating at up to 610-fs resolution with a 5-ns range
(or 1.21-ps resolution with a 328-us range) using a switched
capacitor array (and a VCO) for the 328-us range) for the
DTC, which is explained in more detail in [30]. Building on
this, Chung et al. [31] propose unrolling the SA loop in order
to increase the sample rates. Using 65-nm CMOS (compared
with 350 nm in [29]), 80 MS/s was achieved, compared
to 5 MS/s in [29]. However, due to the inferior switched-
capacitor implementation, Chung et al. [31] only managed
a 9.77-ps resolution. Jiang et al. [32] present a technique
one might call a linear SA TDC, which linearly increases
the delay until the two signals align. However, as it has no
signal recovery, duplication, or residue, it requires multiple
samples of the input signal before it can detect the correct
time difference, which is not tolerable in many applications.
Also, this system exhibits a 474-ps resolution, which is well
behind even delay line implementations available in 2016
(17 ps in [32]). References [33] and [34] also present a linear
(unrolled) implementation of the SA-TDC, achieving 25 and
12.5 ps, respectively, on 180 nm.
C. Algorithmic TDC
Algorithmic TDCs, first proposed by Keranen and Kosta-
movaara [35], [36], are functionally similar to CSA TDCs
(see Section III-B). However, at each stage of the SA, instead
of looping the residue back round and reducing the delay expo-
nentially, it amplifies the residue exponentially and quantizes
it with the same delays.
Keranen’s article [35] uses a scheme similar to a dual-slope
TAC, but instead of increasing and decreasing the amplitude, it
increases the phase of a ring oscillator at two different speeds.
The number of “fast” oscillations between the start and stop
(system clock edge) are counted, and then the oscillator is
switched to its “slow” mode. The time taken for the oscillator
to reach a full oscillation (phase is zero) will be dependent
on the quantization residue of the counter process, and will
be amplified by a ratio of (Ffast/Fslow), where Ffast is the
frequency in ‘fast’ mode, and Fslow is the frequency in “slow”
mode.
Fig. 4(c) shows the wave trace for an algorithmic TDC.
The ring oscillator starts oscillating at a high frequency
(e.g., Ffast = 6 × Fclk) when the trigger signal transitions
from 0 to 1 (first dashed line, red) and oscillates until the
next clock edge (second dashed line, blue). At this point, the
value of the M counter (which counts ring oscillator periods) is
sampled to produce the first residue. Then, the ring oscillator
is switched to a low frequency (e.g., Fslow = 2 × Fclk) and
the N counter (which counts whole clock periods) is started.
This runs until the ring oscillator wraps around to  = 0
at which point the N counter is sampled to produce the next
residue and the counter is set back to the high frequency. At
each stage, the algorithmic TDC is amplifying and quantizing
the residue from the previous stage through the change of
the ring oscillator’s frequency. If Fslow were to be slower than
Fclk, it would be possible to reach N > 1 and also increase the
amplification at each stage, at the expense of longer conversion
times.
TANCOCK et al.: REVIEW OF NEW TIME-TO-DIGITAL CONVERSION TECHNIQUES 3411
Fig. 4. Algorithmic TDC. (a) Frequency control. (b) Ring oscillator. (c) Wave
trace for a sample conversion based on [35] (residue = 38% of a clock period).
In [36], a second oscillator is started in fast mode while
the first is in slow mode to quantize the amplified residue,
and then the first oscillator is used to quantify the second
amplified residue. On the other hand, in [35], the system clock
is used to quantify the amplified residue, and then a further
residue is generated from the time between the oscillator
reaching zero phase and the next system clock edge, which is
quantified using the same method as the original pulse (using
the oscillator in fast mode to quantify, then switching to slow
mode to amplify).
D. Wave Union Launchers
Wu and Shi [23] propose a method of improving precision
past the gate delay: the wave union TDC. Rather than dis-
patching one edge per trigger and quantizing this edge, they
suggest dispatching multiple edges and quantizing all of them
by a method similar to the GRO, but without the need for
more than one input sample.
The authors suggest two methods for doing this. The first
(type A) is to store a wavelet inside a delay line and release it
on the incidence of a trigger. When the stop signal occurs,
the wavelet is held in place and quantized. Each edge in
the wavelet is individually quantized and the edges are then
combined to give a more accurate measurement of the original
trigger position. This is referred to as a finite-step response
(FSR) wave union launcher.
Fig. 6. (a) Gate-level implementation and (b) waveform of a Type-B wave
union launcher.
Fig. 5 shows the design of an FSR wave union TDC.
The first M bins are used to store the FSR pulse and for
quantization, with the remaining N bins being used solely
for quantization. In [23], M was 16 bins (with the distance
between edges in the FSR being 13 bins), while N was 48
(i.e., the delay line was 3 times the length of the FSR storage).
The second method (type B) is to attach a startable ring
oscillator to the front of the delay line. The trigger signal
starts the ring oscillator, which then oscillates for a number of
cycles before stopping. This is referred to as an infinite-step
response (ISR). The oscillations occur over multiple system
clock (stop) cycles.
In the type B wave union TDC, as shown in
Fig. 6(a) and (b), the period of the oscillator must not be too
similar to the period of the system clock so that the sampling
process does not repeatedly hit the same large bin (as this
would result in a large DNL). However, this means that there
will be cases where ring oscillator edges will not be seen
once. Wu and Shi [23] identify three possible cases, namely,
U, V, and W patterns, corresponding to jumps of 0, 1, and
2 ring oscillator periods. The jump type is determined from
the output values of the priority encoder.
1) For a value in the range 3N/4 → N followed by a value
in the range N/4 → N/2, this implies both signals were
the same ring oscillator edge (based on the operation of
the priority encoder) and hence is a case of the U pattern.
2) For a value in the range N/4 → N/2 followed by a
value in the range 3N/4 → N , this implies that a ring
oscillator edge has been missed, and hence is a case of
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Fig. 5. Initial section of a wave union launcher using multiplexers (the delay line continues further).
TABLE I
PERFORMANCE OF THE WAVE UNION TDCS IN [23]
the W pattern. This will only happen if the ring oscillator
is faster than the clock period (meaning an edge can pass
between two samples).
3) All other jumps are classified as V patterns, and are
indicative of the standard operation of the TDC.
The first method is able to increase the accuracy quite
significantly, from 165 ps per bin worst case and 60 ps per bin
average case (in the original TDC), to 65 ps per bin worst case
and 30 ps per bin best case. It does this without significantly
increasing the dead time (2.5–5 ns), but does increase the
decoding complexity due to increasing the number of edges
to be decoded per output (although this was performed on
a computer in the original article). The second method was
measured through the rms error of measuring a fixed time
difference, and resulted in an improvement from 40 to 10 ps
for 16 measurements (in comparison to 25-ps rms for the FSR
method), albeit at 18 times dead time increase (2.5–45 ns).
This is summarized in Table I.
Subsequently, Bayer and Traxler [37] used wave union TDC
and managed a 1.8 times improvement on the bins inside their
Virtex 4 FPGA from 16- to 9-ps rms.
Hu et al. [38] suggest a stepped-up tree encoder (SUTE)
to efficiently encode the edges on a Virtex 4 FPGA in the
presence of bubbles and the nonthermometer code presented
by the type A wave union TDC. The encoder uses a pre-
processing stage capable of removing single-bit bubbles (e.g.,
0000 1011 1111) which encodes the position of the 0 → 1
edge in subgroups of 4 bits, plus a flag to determine if the
transition occurs in that subgroup and a flag to determine if a
transition happens on the border of subgroups.
The four-wide grouping suppresses the single-bit bubbles
and hence allows the resultant outputs to be sent to an array
of standard priority encoders for encoding via some switching
multiplexers which distribute the edges to the encoders. This
ensures that multiple edges can be encoded in a single-clock
cycle, and the maximum number of edges is determined by
the number of terms in the FSR (wavelet generator).
Fig. 7. SERDES TDC with 4x interpolation.
E. SERDES TDC
When operating on an FPGA, serializer–deserializer
(SERDES) blocks can be used to create uniform delay ele-
ments to form high-resolution fine-time interpolation TDCs.
SERDES are generally used in high-speed communication
applications where the input–output (I/O) channels are limited.
The transmitter’s parallel input is serialized using a high-speed
clock. At the receiver, the data are deserialized to the original
parallel format. In other words, SERDES blocks have lower
data rates at the input, they conduct the transmission at a
faster clock frequency and have the lower data rate again at
the output. As a result, the I/O required for the transmission
is minimized and no data is lost during transmission due
to the faster data rate. This can be seen in Fig. 7, where
4x interpolation is provided by the SERDES TDC with the
four phases appearing on the output lines A through to D.
Modern FPGAs offer SERDES blocks which can provide
10 times clock multiplication and so 10 times faster serial-
ization. Since SERDES blocks are uniform chains of shift
registers which are synchronized with a high-speed clock
throughout the transmission, they provide high-resolution fine-
time quantization. As described in [39], a SERDES-based
96-channel TDC was implemented on two Altera Stratix
EP1S30F780C6 FPGAs which achieved a 1.2-ns resolution.
F. DSP Delay Line
Tancock et al. [40] published an article on implementing
the delay lines in DSP blocks on an FPGA. Conventional
TDCs on FPGAs utilize LUTs or carry chains built into the
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Fig. 8. DSP delay line compared to a carry chain.
FPGA fabric to generate small delays. However, as this logic
is configurable, the fan-out and ON-resistance of the elements
is much higher than dedicated logic, resulting in suboptimal
results. The on-chip DSP blocks (DSP48A1) contain dedicated
carry logic for the 48-bit adder, so it was suggested that this
logic could be used to generate more optimal delays. While the
total delay of a DSP block was less than the equivalent number
of carry elements in the general-purpose fabric (Fig. 8), the
elements were severely out-of-order and the majority of the
delay fell into a single large bin at the boundary of DSP blocks.
Subsequently, Tancock and Dahnoun [41] published a
follow-up article detailing the use of a population counter and
starting offsets to compensate for the nature of the DSP blocks.
The population counter relies on the monotonic increase of
the number of bins in the “1” state (from the “0” state) to
effectively reorder the bins into a linearly increasing sequence.
Then, the initial offsets on four parallel delay lines allow each
DSP block to cover for a third of the large bin present in each
of the others, with the codes being summed to produce the
final output code. On the newer Artix-7 architecture (DSP48E1
blocks), the authors achieved 5.25-ps resolution, compared to
approximately 20 ps that would be achieved with carry chains
or 10 ps for four parallel carry chains.
IV. PERFORMANCE
Discussion of various architectures’ merits and demerits
is, unfortunately, insufficient to make a decision on which
architecture is best for a particular use case. Hence, this section
analyses a portion of TDCs available in current literature,
showing the achieved performance in each case as well as the
architecture and process technology used. Table II displays key
performance metrics from a number of recent (past 20 years)
articles on TDC. The table is sorted by resolution, as this
is arguably the most important metric for a TDC, but it
also includes information on process technology, INL and
DNL, single-shot precision (SSP), number of channels, and
the architecture used.
For many implementations, such as the wave union method,
the only appropriate measure of resolution is the SSP, so for
these articles, the resolution and SSP are equivalent (SSP is
1 LSB). For other articles, there is a distinct difference between
the resolution (which defines the quantization noise floor, and
is the minimal discernible difference between two values) and
SSP (which is affected by other aspects such as clock jitter,
voltage variation and temperature variation, and is the standard
deviation of measurements of a single time pulse).
In many cases, the SSP is not measured or stated, whereas
some measure of resolution is always available, hence the
choice of resolution as the main figure of merit. The resolution
will always be a lower bound for precision, but the precision
may be higher for the aforementioned reasons.
While a high internal DNL and INL are beneficial to
multiple hit or multiple registration methods (such as the wave
union method), a high DNL or INL at the output (the value
which is stated in Table II) implies a loss of precision even
after applying these methods.
Not all the information can be expressed in such a table, and
so exceptions worthy of note are as follows: [51], [61], and
[69] are the only articles in the table that do not use CMOS,
using an unspecified FPGA, a 0.8 µm BiCMOS process and an
unspecified ECL process respectively. Richardson et al. [65],
Veerappan et al. [67], and Niclass et al. [71] are unique in that
they also integrate arrays of single-photon APD (SPAD) pixels
on the same chip, with either a one-to-one or one-to-many
matching between TDC and SPAD, thereby incorporating an
entire depth-mapping system onto a single chip.
References [53], [58], and [66] are also worth mention-
ing, as they use multi-dimensional schemes to reduce the
area requirements. The former arranges its pulse-shrinking
elements into a 2-D grid, with row and column decoders
being used to ascertain the position at which the pulse was
extinguished, and the latter two employ a scheme of splitting
their delays into a sequential set (e.g., 1, 2, . . . , 8) which
operates on each column, and a sparse set (e.g., 1, 9, 17, . . .)
which operates on the rows, with the arbiters comparing the
two delayed signals to each other, as opposed to a delayed
signal against an undelayed signal. Finally, the use of switched
capacitor arrays in [27] and [29], and resistive dividers in [46]
and [47] show how analog components can be used to great
effect while still exhibiting technology scaling improvements.
V. ARCHITECTURE COMPARISON
Table II demonstrates that most TDCs make a tradeoff
between conversion rate, resolution, and range. Stochastic and
metastable time amplifier systems are both similar in that they
sacrifice their range to increase their resolution and conversion
rate. This makes them excellent for systems that have events
happening very quickly (such as short-range ToF) or close to
a known reference (such as frequency synthesis), but makes
them bad for applications that require a large dynamic range,
such as long-range ToF systems. However, due to their high
count rate and resolution, they are also useful as the lowest
level in a multi-level system, where they provide the LSBs
while leaving the more significant bits to other methods.
Vernier, pulse-shrinking, dual-slope time amplifier and, to
a lesser extent, SA and algorithmic systems instead decide
to sacrifice conversion rates and area for better range and
resolution. This is excellent for systems with a low repetition
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TABLE II
COMPARISON OF TDCS IN THE REVIEWED LITERATURE. N/A = NOT AVAILABLE. * CMOS ASICS IN NANOMETERS AND FPGAS BY SERIES NUMBER
rate or where the repetition rate can be controlled (such
as long-range ToF), but suffers when a high repetition rate
(such as short-range ToF or quantum key distribution) is
required, as often the only option is to employ an interpo-
lation or pipelining scheme which can massively hurt area
efficiency.
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TABLE III
MERITS AND DEMERITS OF THE TDCS REVIEWED HERE
Delay line, controlled ring oscillator, and GRO methods
avoid low count rates and low range, but suffer in terms of
resolution, meaning that they are often a good choice either
as a mid or upper level of a multi-level TDC, or in the case
where the application does not require high precision, such as
for low-rate frequency synthesis, long-distance low-resolution
ToF, and quantum key distribution with low dead-count rates.
The GRO method can also suffer from some signal integrity
issues in low count rate systems but excels when measuring
the same time period multiple times over due to its first-order
noise shaping.
TAC-ADCs and LPI methods perform very well in all
three areas but suffer from a lack of technology scaling in
the TAC-ADC’s case as well as signal integrity and area
efficiency problems. If an LPI TDC were extended to its
logical extreme with a large number of resistors in its potential
divider, it could probably achieve much higher resolutions than
shown in Table II, although the area utilization would increase
exponentially due to the number of resistors needed.
Flash and Wave Union TDCs are highly configurable, with
high resolutions and ranges available at the expense of area
and conversion time, making them excellent as a mid or low-
level section of a system, although they do not achieve the
same resolutions as stochastic, time amplification, Vernier, or
LPI methods.
Table III shows a summary of the merits and demerits of
the new architectures described in this article.
VI. CONCLUSION
In conclusion, time-to-digital conversion has developed
many approaches over the past two decades, each of which has
its own unique characteristics. When measuring the same sig-
nal many times over, such as with frequency locking applica-
tions or high-resolution low-speed surface mapping, it is worth
employing a GRO for its first-order (and higher order when
multiple are used together) noise shaping. If the conversion
rate of the target system is of little concern, then, depending
on area constraints, utilizing looped Vernier or pulse-shrinking
methods is advised since the analog components in dual-slope
systems do not scale well with technology.
Beyond this, the systems that have been shown to perform
best are multi-level systems that exploit the benefits of multiple
architectures while covering the weaknesses with the others.
Most notably, SA-TDCs are delay-element agnostic, which
means that they can incorporate a large variety of delay
generation methods to assist in obtaining the correct range
and resolution, and, at each stage, also output the residue—
the difference between the measured and actual value of the
time difference, which can then be passed directly to a higher
resolution TDC. If a small-enough residue can be obtained at
the final output of the SA-TDC, we suggest utilizing either
a stochastic or metastable time-amplification method be used
to obtain optimal accuracy. Similarly, if a CSA-TDC were
employed, a time amplifier could be switched in as the system
approaches the lowest bits to amplify the time difference and
hence reduce the requirements for small delays.
Methods that use traditional analog components in a way
that allows them to scale, such as LPI and switched capacitor
arrays (as seen in the CSA-TDC articles) allow for very
small time differences typically not seen in digital methods.
However, these systems require a careful choice of components
and layout to minimize nonlinearity and interference from
other components and often require large areas of the layout
(although not as much as other analog methods). Hence, they
are worth considering if the expertise and design constraints
allow for such an approach.
When constrained to FPGAs for the underlying technology,
the only options often available are delay line, stochastic, and
wave union TDCs. For resolutions of as high as 10 ps, this can
be achieved with delay lines (sometimes requiring averaging
between many) on their own. If the required range is less
than 100 ps, stochastic TDCs may be an option depending on
the device size and metastability window of the discriminators
(normally D-type flip-flops or latches). Otherwise, wave union
TDCs are the only option, and care must be taken to optimize
the design of the encoder to reduce its area requirements. If a
low count rate is acceptable (relative to the system clock), a
type B wave union TDC will be optimal; otherwise, a type A
will be required.
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